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Abstract. This paper presents a novel memory-based VLSI architecture for full search block matching algo-
rithms. We propose a semi-systolic array to meet the requirements of high computational complexity, where data
communications are handled in two styles: (1) global connections for search data and (2) local connections for
partial sum. Data ﬂow is handled by a multiple-port memory bank so that all processor elements function on target
data items. Thus hardware efﬁciency achieved can be up to 100%. Both semi-systolic array structure and related
memory management strategies for full-search block matching algorithms are highlighted and discussed in detail
in the paper.
1. Introduction
Video codecs for video phone and video conference
systems have become available as a result of recent
progress in video coding techniques [1, 2]. Among
them, motion estimation is one of the key components
of high-compression video codecs. The most popular
technique for motion estimation is the block matching
algorithm (BMA) for a simple hardware implementa-
tion. However, the computational complexity inherent
in BMA lies in the following factors: (a) frame rate,
(b) frame size, and (c) search area. Figure 1 shows that
for a typical BMA, a current frame is divided into a
block of pixels (N £ N) which are often named refer-
ence data. The block of pixels is compared with the
corresponding candidate blocks within a search area
of size .N C 2P/ £ .N C 2P/ in the previous frame.
Here P is the maximum displacement allowed in both
horizontal and vertical directions. Motion vector is ob-
tained from the displacement whose distortion is the
minimum among all candidates within the search area.
For MPEG2 main proﬁle at main level [3], frame rate
and frame size are 30 and 720£480 respectively. The
displacement .P/ ranges from 4 to 1024. However for
¤Work supported by the National Science Council of Taiwan, ROC,
under Grant NSC84-2213-E009-115.
practical applications, P is often limited to 16. Thus,
there are 30 £ 720 £ 480 £ .2 £ 16 C 1/2=N2 candi-
date blocks should be processed within 1 second. For
each candidate, there are N £ N pixels to be processed
and each pixel requires 3 operations (subtract, abso-
lute, and accumulate [4]), then at least 33.8 GOPs are
needed for N D 16. This is obviously out of the range
whichcurrentgeneral-purposeordomain-speciﬁcpro-
cessorscanhandle. Thereforeparallelprocessingtech-
niques are highly demanded for real-time performance
in this case.
Many architectural solutions for implementing
BMA can be found in the literature [4–9]. Most of
the solutions concentrated on the data ﬂow within pro-
cessor element (PE) array. Therefore systolic array
approach has been highly exploited in VLSI imple-
mentation. However, this approach causes some prob-
lem in data ﬂow outside PE array. In other words, too
much overhead on memory bandwidth is requested to
provide a scheduled data sequence in order to meet the
needofPEarray. ThereforelargenumberofI/Opinsis
needed,resultinginhigherpackagingcost. Inaddition,
duetopipelineﬁllingattheboundaryofsearchareaand
long latency in data initialization, hardware efﬁciency
becomes degraded a lot. Although, in [8, 9], the au-
thors proposed a snake-like data stream format which
can reduce the I/O bandwidth problem, the hardware                 
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Figure 1. Illustration of the motion estimation process between
reference block .N £ N/ and candidate blocks .2P C1/2 on search
area.
efﬁciency still remains very low. Moreover, up to now,
very few papers discuss the issue of reducing long la-
tency in data initialization. On the other hand, most
papers assume that both reference data and search area
are available whenever needed. In practical applica-
tions, this is not true because those data are either from
imaging source or from buffer memory. For 2-D ar-
ray implementation of ME processor, many data have
to be initialized before all PEs work on correct data
items.
In this paper, we propose a semi-systolic array to
improve the low efﬁciency problem as found in sys-
tolic array solutions. Instead of local connections of
search data ﬂow, we use a global distribution of search
data connected to each PE row (or column). The par-
tial sum is locally connected. With this style, it has
been proved that hardware efﬁciency up to 100% can
beachievedifadedicatedmemorymanagementunitis
supported. Section 2 describes how the general BMA
algorithms can be mapped onto the proposed semi-
systolicarrayorSSAarchitecture.Thedataﬂowwithin
PE array will also be highlighted. Section 3 presents
the memory management strategy in order to offer the
scheduled data sequence as well as to cope with long
latency in data initialization so that 100% efﬁciency
can be achieved in PE array. Then a demonstrator de-
sign of motion estimation processor for N D P D16 is
described in Section 4, where much emphasis will be
on the design of PE and controller structure. Finally
we have some evaluation data and discussions on the
proposed memory-based SSA architecture style.
2. Mapping BMA onto Semi-Systolic
Array Architecture
Systolic array (SA) [10] is a good solution for pro-
cessing large volumes of multi-dimensional data. It is
Figure 2. Illustration of the semi-systolic array architecture.
also suitable for VLSI implementation due to locality,
regularity, and modularity [10, 11]. A systematic ap-
proach for mapping algorithms onto SA structure can
be found in [11]. However, as mentioned in the previ-
ous section, the problem of the SA architecture lies in
lowhardwareefﬁciencyduetopipelineﬁllinganddata
initialization. In this section, we ﬁrst propose a semi-
systolicarray(SSA)architectureandthendescribehow
BMA can be mapped onto the SSA architecture.
2.1. The SSA Architecture
ThebasicstructureoftheSSAisshowninFig.2. Inthis
structure, the connections are divided into two types—
one is broadcasting or global distribution type and the
other is local type. For broadcasting type, input data
is fed in from the stream memory and connected to all
PEs of the same row (column). For local type, results
obtained from the left (bottom) PEs are pumped into
next right (upper) PEs for further processing. It can be
seen that the main difference between SA and SSA is
thebroadcastingofinputdata. Infact,thisbroadcasting
signal is avoided in SA due to violation of locality.
However, we can exploit this broadcasting feature to
improve the hardware efﬁciency as described below.
2.2. Mapping Full Search Motion Estimation
Algorithm onto SSA
To illustrate how full search motion estimation opera-
tions can be mapped onto the SSA architecture, we use
an example of a 3£3 reference block with search area
of 7 £ 7 as shown in Fig. 3. In this example, N and
P are 3 and 2 respectively. Furthermore, we assume
that the distortion of each candidate block can be par-
titioned into row (or column) based summation as the
following equations:
MAD.u;v/D
N X
iD1
PSi
uv (1)              
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Figure3. AnexamplefordemonstratingtheefﬁciencyofSSAwith
N D 3 and P D 2.
Figure 4. Example of a BMA realized on the SSA structure, with
N D 3and P D 2. However,hardwareefﬁciencybecomesdegraded
due to boundary situation where search data have to be ﬁlled in the
PE array.
where
PSi
uv D
N X
jD1
ADuv.i; j/ (2)
ADuv.i; j/ Dj S . iCu ;jCv/¡ R.i; j/j (3)
and ¡P · u;v·P.
The ADuv.i; j/ represents the absolute difference of
searchdata(S)andreferencedata(R). ThePSi
uv repre-
sents the partial sum of the absolute differences for the
ith row. Equation (2) implies that the computation of
PSk
uv andPSl
uv,forl 6D k,aremutuallyindependentand
can be performed simultaneously. Therefore the full-
searchblockmatchingcanbeoperatedinaparallelway.
Firstweassumethatreferencedatahavebeenstored
in each PE, then search data are pumped out from the
stream memory and broadcast to PEs which perform
absolute mean calculation and partial sum accumula-
tion as shown in Fig. 4. With the latency of 6 cycles,
the ﬁrst distortion comes out from the bottom right cell
(ACC).Thenthedistortionvaluesoftherestcandidates
are obtained sequentially. However, when boundary is
detected, some PEs become idle since data of the next
row (column) have to be ﬁlled to the pipeline. There-
fore, the efﬁciency obtained from Fig. 4 is about 50%
for N D P D 8, which is similar to the approach used
in [8].
Figure 5. (a) Improve hardware efﬁciency using multiple inputs
so that search data can be ﬁlled in the PE array and (b) shows an
example how hardware efﬁciency can be improved by parallel ports
when boundary is detected.
This low efﬁciency can be overcome by preloading
dataofnextrowbeforeboundaryisdetected. Asshown
in Fig. 5(a), when the distortion calculation is done on
the boundary candidate, data of the next row should
be pumped into PE array at the next cycle. The mask
region indicates that these data should be simultane-
ouslypumpedintothePE-array. Figure5(b)illustrates
the process of distortion calculation at boundary. At
cycle 5, boundary is detected. Summation of the dis-
tortionvaluesofdifferentcandidatesarestillperformed
at PE1;j; j D 1;2;3. At cycle 6, the boundary block
still needs the boundary data (label 16) which should
be pumped into PE2 and PE3. However, data of the
next row (i.e., label 21) should be pumped into PE1.
At cycle 7, data items (labels 17 and 22) are needed.
Distortioncalculationofthecandidateontheboundary
is achieved now in PE3. In the meantime, distortion
of the candidates of the next row are also performed
in PE2 and PE1. At cycle 8, only the data items from
the same row are needed. Therefore the BMA can be
mapped onto the semi-systolic array, where no idle op-
erations are identiﬁed in the PE-array.
3. Memory Management
In the previous section, we showed that hardware ef-
ﬁciency obtained from the SSA architecture can reach
100% if the desired data ﬂow can be scheduled in ad-
vance. This section describes the design of a data-ﬂow
arrangement unit to conduct this speciﬁc task.        
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Figure6. Searchdataisorganizedinasnakestreamformattomeet
scheduled data ﬂow within PE-array.
When candidate blocks are not within the boundary
area, only one single data stream is needed for all PEs
on the same row. However when boundary candidate
is detected, two data streams are needed. This implies
that a two-read-port memory is needed. In addition,
the data items fetched from the current stream memory
havetobeloadedintonextstreammemory. Thissnake-
like data stream format is shown in Fig. 6. Therefore
a two-write-port memory is also needed. As a result
from these read/write considerations, it is necessary to
providea2-portmemorywithsizeof.N¡1/£.2PC1/
for non-boundary data and a 4-port memory with size
of .N ¡ 1/ £ .N ¡ 1/ for boundary data. However,
since storage space is only activated once at a certain
time interval, the 4-port memory devices can be re-
duced to 2-port memory with the constraint that these
.N ¡1/£.N ¡1/ boundary data should use different
read/write ports.
We still have to consider the problem of data initial-
ization since this problem may cause idle operations
within the PE array. In the previous discussion, we
ﬁrst assumed that reference data .N £ N/ and part
of search data .N ¡ 1/ £ .2P C N/ are preloaded
into PE array and stream memory banks respectively.
However, at .2P C1/2 cycle, distortion calculation for
the last candidate block will be ﬁnished except the la-
tency inherent in pipeline delay. If we have to ﬁll in the
stream memory banks, then all PEs are idle for at least
.N ¡ 1/ ¤ .2P C N/ cycles. Therefore we propose
to use interleaving stream memory banks, i.e., there
are two identical stream memory bank units which are
working on different search area as shown in Fig. 7.
While stream memory bank 1 (SMB1) is for current
search area data, SMB2 can be used to preload part of
thesearchdata,i.e.,.N¡1/£.2PCN/,forcalculating
next motion vector. Thus once distortion calculation
forthelastcandidateblockofcurrentcandidateblockis
done,wecanimmediatelyswitchfromSMB1toSMB2
Figure 7. Organization of the stream memory banks. Note that
these two identical banks are working interleavely to reach 100%
efﬁciency.
Figure 8. The shift register array is allocated on the other side of
PEarrayfortwopurposes: Delaymatchingandpreloadingreference
data. (a)Showsdelaymatchingofpartialsumand(b)preloadingref-
erence data for next motion vector calculation through interleaving.
forcalculatingnextmotionvectorifnextreferencedata
are already available. To ensure that reference data are
already available, we need one N £ N shift register
array (SRA). However, this SRA is also needed for
matching partial sum sequence to get ﬁnal distortion
value as shown in Fig. 8(a). Since one SRA cannot
be shared for delay management and storing reference
data, weusetwoSRA’swhichareinterleavedasshown
in Fig. 8(b).
Based on this organization, the total memory space
needed is 2.N ¡ 1/ £ .N C 2P/ C 2.N £ N/, where
the former part is for search data and the latter part
is for both delay management and reference data. To
minimize the number of data communication ports, we           
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derive the following equation:
K £ .2P C 1/2 ¸ N2 C .N C 2P/2 (4)
where K is number of input ports.
For typical applications in digital TV, N D P D 16
are selected. In this case, K should be at least 3, and
the total memory space becomes 1952.
4. VLSI Architectures
for Real-Time Performance
In this section, we discuss a real-time motion estima-
tion processor design based on the proposed SSA ar-
chitecture mentioned earlier, where N D P D 16 are
selected. The design can be directly used in MPEG2
at Main proﬁle at Main level where BMA motion es-
timation can be handled by one single chip. The ME
processor is partitioned into 5 units as shown in Fig. 9.
Sincestreammemorybanks(SMB),processorelement
array(PEA),andshiftregisterarray(SRA)arethespe-
ciﬁcfeaturesofthischip,theywillbediscussedinmore
detail below.
4.1. Architecture for PE Array
ThePE-arrayisorganizedasshowninFig.10(a),where
3 global data buses are over PEs on the same row.
Basically, the required operations within each PE are:
subtract,absolute,andadd. Howeverwehavereplaced
the subtract by another add operation in order to mini-
mize the area of each PE. That is we take the inverted
signal of the search data when they are pumped into
the PE array. Note that these operations are pipelined
into two stages—the ﬁrst stage is for add and absolute.
The search data are ﬁrst latched and then its absolute
value is latched at the second pipe. The second stage is
for add operation together with an overﬂow detector to
limit the distortion value as shown in Fig. 10(b). The
three global data buses are connected to IN1, IN2, and
IN3.
Figure 9. Block diagram of the motion estimation processor with
N D P D 16.
Figure 10. (a) Structure within the PE array and (b) the detailed
design of each PE which contains two pipeline stages.
In the initial phase, reference data are loaded into
the ref register which is done simultaneously with
thesearchdata. Aftertheﬁrst N cycles,thesereference
data are stored in the PE array. Then these reference
data can be used for the rest candidate blocks. The
loading process of these reference data are controlled
by the load pointer which is above the PE array. For
thecspointer, whichisusedtoselectthedatastreamof
search area, is controlled by the read pointer needed in
stream memory banks. Both load and cs pointers can
be realized by shift registers (or ring-counter structure)
which are also used in the SRA for delay matching and
preloading reference data.
4.2. Stream Memory Banks
Thisunitisdesignedtoprovidethescheduleddataﬂow
which is needed by the PE array. The overall structure
is given in Fig. 11, where two stream memory banks
are in the center and 2 read/write pointers are located
at the top and bottom positions. The read and write
pointers are working simultaneously except that these
two pointers have different phases. Note that the ﬁrst
2P C 1 memory elements use one read/write port and
the rest N ¡ 1 elements use another read/write port.
Therefore we have to provide special read/write point-
ers which are discussed below.
Since only one of the two read ports is accessed at a
certain time, we can merge these two pointers into one
single pointer. For example, when the boundary can-
didate is detected, the read pointer provides two read
signals used to simultaneously access two search data
items which are also loaded into next stream memory.            
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Figure 11. The architecture for the stream memory banks, which
consists of 2 £ .N ¡ 1/ £ .2P C N/ 2-port memory in the center
and 2 sets of read/write pointers on the top and bottom.
In this way, the basic cell can be reduced to two-port
memorycell. Theoperationsofread/writepointersare
summarized as follows: the read pointer is ﬁrst acti-
vated to read search data out from the stream memory.
ThesearchdataisthenconnectedtoPEarray,andinthe
meantime, they are also stored in next stream memory.
Inaddition, thisreadpointerisalsoconnectedtothecs
pointer used in PE array for stream data selection. To
speed up the design cycle for this dedicated memory,
a memory generator has been developed [12]. It can
automatically generate the memory size according to
the given parameters, such as N and P.
4.3. Shift Register Array Unit
Thisunitisdesignedtohandlereferencedataaswellas
delaymatchingforthepartialsumofdistortion. Ingen-
eral, when this SRA unit is served for delay matching,
only.N ¡1/£N=2storagespaceisneeded. However,
in physical layout design, it is not regular. In addition,
we also consider the use of buffer for reference data.
Therefore the storage space of N £ N is selected (see
Fig. 8). Here two SRA units are working in an in-
terleaving way. While one of the SRA’s is for delay
matching, the other is for preloading reference data of
next motion vector.
For delay management, the top row has the min-
imum delay of 1 cycle while the bottom row has
the maximal delay of 16 cycles. In this way, partial
sums produced in each PE row are accumulated at
the correct sequence. In other words, distortion value
corresponding to one candidate block becomes avail-
able at the bottom accumulator after .2N C 2/ cycles.
Also it takes 16£16 cycles to load reference data into
the SRA unit. However this process can be simultane-
ously done during the calculation of motion vectors.
5. Evaluation and Discussions
Basedontheproposedarchitecture, aproto-typingME
processor has been designed and fabricated. Results
showthatitsclockrateupto100MHzcanbeachieved,
implying that about 97,600 MV’s can be obtained ev-
ery second. Area for the proto-typing ME processor is
about 9:5 £ 7:2m m 2based on 0.8 ¹m CMOS double
metal technology [13]. Figure 12 shows the ﬁnal lay-
out. Characteristics of the ME chip are summarized as
follows:
² transistor-count: 310 K
² internal buffer size: 1,952£8 bits
² clock rate: 100 MHz (max.)
² die size: 9:5 £ 7:2m m 2
² I/O packaging: 84-pin PGA
² technology: 0.8 ¹m CMOS SPDM process
² performance: 48,800 MV @ 50 MHz (for MPEG2
MP @ ML)
² power consumption: 1.95W@5V ,5 0M H z
² search range: [¡16;C15]
It can be found that our proposed architecture can
produce one MV every 1024 cycles, which is the op-
timum for 1024 candidates. The memory size used
in our proposal is about 4 times of [8], however, the
Figure12. ChipplotoftheSSA-basedmotionestimationprocessor
design with N D P D 16.        
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performance achieved has become double. Although
several systolic array based solutions have recently
been proposed to achieve the same performance
[14–16], their PE’s structure becomes more complex.
In addition, they do not take into account data initial-
ization phase, which may lead to degrade overall PE
performance.Ourproposalcanhandlethisproblembe-
cause of the double buffering scheme.
In summary, the SSA-based ME processor has the
following features:
² optimal usage of PE array: each PE’s efﬁciency can
reach 100%;
² simple control ﬂow: the required control signals for
each module are rather simple and can easily be de-
rived from ring-counter logic;
² selection of different displacements (P): this can
be done by adjusting the read/write pointers at the
stream memory banks, where the cycle count for
calculating each motion vector is .2P/2 for search
range of [¡P; P ¡ 1].
² selection of different sizes of reference block: this
can be done by adjusting the position of the input
port of the stream memory banks.
² minimum I/O bandwidth: both reference and search
dataareaccessedonceandbufferedinternallyforre-
quiredoperations; forneighbouringreferenceblock,
part of search area can be directed obtained from in-
ternal buffer due to double buffering scheme. In this
way, I/O bandwdith can further be reduced.
6. Conclusion
Inthispaper,wehavepresentedanovelVLSIarchitec-
ture for optimally implementing full-search motion es-
timation algorithm. The proposed architecture mainly
consists of (1) PE-array which is a semi-systolic array
structure to offer computation power and (2) stream
memorybankwhichoffersascheduledsearchdataﬂow
so that 100% hardware efﬁciency within the PE-array
canbeachieved. Inaddition,thisproposedarchitecture
is also ﬂexible in selecting the sizes of reference and
search blocks. The architecture has also been demon-
strated by an ME processor which generates one mo-
tion vector every .2P/2 cycles. Test results from the
demochipalsoshowthefeasibilityofMEprocessorfor
digital video based on current VLSI technology. We
are currently investigating the possibility of scalable
solution for large search area based on this proposed
architecture.
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